



20 μ A Maximum, Rail-to-Rail I/O, Zero Input Crossover Distortion Amplifiers

AD8506

FEATURES

PSRR: 100 dB minimum

CMRR: 105 dB typical

Very low supply current: 20 μ A per amp maximum

1.8 V to 5.5 V single-supply operation

Rail-to-rail input and output

Low noise

2.8 μ V p-p from 0.1 Hz to 10 Hz

45 nV/ $\sqrt{\text{Hz}}$ @ 1 kHz

2.5 mV offset voltage maximum

Very low input bias current: 1 pA typical

APPLICATIONS

Pressure and position sensors

Remote security

Bio sensors

IR thermometers

Battery-powered consumer equipment

Hazard detectors

GENERAL DESCRIPTION

The AD8506 is a dual micropower amplifier featuring rail-to-rail input and output swings while operating from a 1.8 V to 5.5 V single power supply.

Using a novel circuit technology, these low cost amplifiers offer zero crossover distortion (excellent PSRR and CMRR performance) and very low bias current, while operating with a supply current of less than 20 μ A per amplifier. This amplifier offers the lowest noise in its power class.

This combination of features makes the AD8506 amplifier an ideal choice for battery-powered applications because it minimizes errors due to power supply voltage variations over the

PIN CONFIGURATION



Figure 1. 8-Lead MSOP (RM Suffix)

lifetime of the battery and maintains high CMRR even for a rail-to-rail input op amp.

Remote battery-powered sensors, handheld instrumentation and consumer equipment, hazard detection (for example, smoke, fire, and gas), and patient monitors can benefit from the features of the AD8506 amplifier.

The AD8506 is specified for both the industrial temperature range of -40°C to $+85^{\circ}\text{C}$ and the extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$. AD8506 dual amplifiers are available in 8-lead MSOP packages.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Applications.....	1	Thermal Resistance	5
Pin Configuration.....	1	ESD Caution.....	5
General Description	1	Typical Performance Characteristics	6
Revision History	2	Outline Dimensions	12
Specifications.....	3	Ordering Guide	12
Electrical Characteristics	3		

REVISION HISTORY

11/07—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

$V_{SY} = 5\text{ V}$, $V_{CM} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, $R_L = 100\text{ k}\Omega$ to GND, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$0\text{ V} < V_{CM} < 5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.5	2.5	mV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	10	pA
					100	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.5	5	pA
					50	pA
					130	pA
Input Voltage Range		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 5\text{ V}$	90	105		dB
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$	90			dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	85			dB
Large Signal Voltage Gain	A_{VO}	$0.05\text{ V} < V_{OUT} < 4.95\text{ V}$	105	120		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	100			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2		$\mu\text{V}/^\circ\text{C}$
Input Capacitance	C_{DIFF}			3		pF
	C_{CM}			4.2		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega$ to GND	4.98	4.99		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.98			V
		$R_L = 10\text{ k}\Omega$ to GND	4.9	4.95		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.9			V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega$ to V_S		2	5	mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			5	mV
		$R_L = 10\text{ k}\Omega$ to V_S		10	25	mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			25	mV
Short-Circuit Limit	I_{SC}			± 55		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 1.8\text{ V to } 5\text{ V}$	100	110		dB
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$	100			dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	95			dB
Supply Current/Amplifier	I_{SY}	$V_O = V_S/2$		15	20	μA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			25	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100\text{ k}\Omega$, $C_L = 10\text{ pF}$, $A_V = +1$		13		$\text{mV}/\mu\text{s}$
Gain Bandwidth Product	GBP			100		kHz
-3 dB Bandwidth				150		kHz
Phase Margin	Φ_M			60		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_{n,p-p}$	$f = 0.1\text{ Hz to } 10\text{ Hz}$		2.8		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		45		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$		80		$\text{fA}/\sqrt{\text{Hz}}$

AD8506

$V_{SY} = 1.8\text{ V}$, $V_{CM} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, $R_L = 100\text{ k}\Omega$ to GND, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$0\text{ V} < V_{CM} < 1.8\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.5	2.5	mV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	10	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.5	5	pA
Input Voltage Range		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0		1.8	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 1.8\text{ V}$ $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	85	100		dB
Large Signal Voltage Gain	A_{VO}	$0.05\text{ V} < V_{OUT} < 1.75\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	85	115		dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2.5		$\mu\text{V}/^\circ\text{C}$
Input Capacitance	C_{DIFF} C_{CM}			3 4.2		pF pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega$ to GND $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ $R_L = 10\text{ k}\Omega$ to GND $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	1.78 1.78 1.65 1.65	1.79 1.75		V V V V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega$ to V_S $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ $R_L = 10\text{ k}\Omega$ to V_S $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2 12	5 25	mV mV mV
Short-Circuit Limit	I_{SC}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		± 6.5	25	mV mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 1.8\text{ V to } 5\text{ V}$ $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	100 100 95	110		dB dB dB
Supply Current/Amplifier	I_{SY}	$V_O = V_S/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		16.5	20 25	μA μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100\text{ k}\Omega$, $C_L = 10\text{ pF}$, $A_v = +1$		13		mV/ μs
Gain Bandwidth Product	GBP			100		kHz
-3 dB Bandwidth				150		kHz
Phase Margin	Φ_M			60		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_{n,p-p}$	$f = 0.1\text{ Hz to } 10\text{ Hz}$		2.8		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		45		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ KHz}$		80		fA/ $\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	5.5 V
Input Voltage	$\pm V_{SY}$
Differential Input Voltage ¹	$\pm V_{SY}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

¹ Differential input voltage is limited to 5.5 V or the supply voltage, whichever is less.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead MSOP (RM)	190	44	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Input Offset Voltage Distribution




Figure 5. Input Offset Voltage Distribution




Figure 3. Offset Voltage Drift Distribution




Figure 6. Offset Voltage Drift Distribution




Figure 4. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 7. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 8. Δ Input Offset Voltage vs. Input Common-Mode Voltage




Figure 11. Δ Input Offset Voltage vs. Input Common-Mode Voltage




Figure 9. Input Bias Current vs. Common-Mode Voltage at 125°C




Figure 12. Input Bias Current vs. Common-Mode Voltage at 125°C




Figure 10. Output Swing Saturation Voltage vs. Load Current




Figure 13. Output Swing Saturation Voltage vs. Load Current




Figure 14. Output Saturation Voltage vs. Temperature




Figure 17. Output Saturation Voltage vs. Temperature




Figure 15. Total Supply Current vs. Supply Voltage




Figure 18. Total Supply Current vs. Temperature




Figure 16. Open-Loop Gain and Phase vs. Frequency




Figure 19. Open-Loop Gain and Phase vs. Frequency




Figure 20. Closed-Loop Gain vs. Frequency

06900-017




Figure 23. Closed-Loop Gain vs. Frequency

06900-020




Figure 21. Z_{out} vs. Frequency

06900-021




Figure 24. Z_{out} vs. Frequency

06900-024




Figure 22. CMRR vs. Frequency

06900-022




Figure 25. CMRR vs. Frequency

06900-025




Figure 26. PSRR vs. Frequency




Figure 29. PSRR vs. Frequency




Figure 27. Small Signal Overshoot vs. Load Capacitance




Figure 30. Small Signal Overshoot vs. Load Capacitance




Figure 28. Large Signal Transient Response




Figure 31. Large Signal Transient Response




Figure 32. Small Signal Transient Response




Figure 34. Small Signal Transient Response




Figure 33. Voltage Noise Density vs. Frequency





Figure 35. Voltage Noise 0.1 Hz to 10 Hz

AD8506

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 36. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8506ARMZ-R2 ¹	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A1X
AD8506ARMZ-REEL ¹	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A1X

¹ Z = RoHS Compliant Part.